




# MC12014

## COUNTER CONTROL LOGIC


The MC12014 monolithic counter control logic unit is designed for use with the MC12013 Two-Modulus Prescaler and the MC4016 Programmable Counter to accomplish direct high-frequency programming. The MC12014 consists of a zero detector which controls the modulus of the MC12013, and an early decode function which controls the MC4016. The early decode feature also increases the useful frequency range of the MC4016 from 8.0 MHz to 25 MHz.

## COUNTER CONTROL LOGIC

### LOGIC DIAGRAM




**P SUFFIX**  
PLASTIC PACKAGE  
CASE 648




**L SUFFIX**  
CERAMIC PACKAGE  
CASE 620

### PIN ASSIGNMENT



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for the  $f_{in}$ ,  $\bar{Z}0$ , B1 and P1 inputs. All other inputs are tested in the same manner as the  $\bar{Z}0$  input.



TEST CURRENT/VOLTAGE VALUES (All Temperatures)												
mA				Volts								
I <sub>OL</sub>	I <sub>OH</sub>	I <sub>IC</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IIH</sub>	V <sub>RH</sub>	V <sub>CC</sub>	V <sub>CCL</sub>	V <sub>CCH</sub>			
16	-1.6	-10	0.5	2.4	5.5	4.5	5.0	4.75	5.25			
TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW.												
Input Forward Current	I <sub>IL</sub>	Pin Under Test	Test Limits 0 to +75°C		Unit					Gnd		
			Min	Max								
			1	-6.4		mAdc						
			2	-1.6		↓						
Leakage Current	I <sub>IH</sub>	Pin Under Test	Test Limits 0 to +75°C		Unit					Gnd		
			Min	Max								
			1	160		μAdc						
			2	40		↓						
	I <sub>IIH</sub>	Pin Under Test	Test Limits 0 to +75°C		Unit					Gnd		
			Min	Max								
			1	1.0		mAdc						
			2	↓		↓						
Clamp Voltage	V <sub>IC</sub>	Pin Under Test	Test Limits 0 to +75°C		Unit					Gnd		
			Min	Max								
			1	-1.2		Vdc						
			2	↓		↓						
Output Output Voltage	V <sub>OL</sub> *	Pin Under Test	Test Limits 0 to +75°C		Unit					Gnd		
			Min	Max								
			7	0.5		Vdc						
			9	0.5		Vdc						
	V <sub>OH</sub>	Pin Under Test	Test Limits 0 to +75°C		Unit					Gnd		
			Min	Max								
			7	2.4		-	Vdc					
			9**	2.4		-	Vdc					
Short-Circuit Current	I <sub>OS</sub>	Pin Under Test	Test Limits 0 to +75°C		Unit					Gnd		
			Min	Max								
			7	-20		-65	Vdc					
			9**	-20		-65	Vdc					
Power Requirements Power Supply Drain	I <sub>CC</sub>	Pin Under Test	Test Limits 0 to +75°C		Unit					Gnd		
			Min	Max								
		16	-	35	mAdc					1.8		

20

30

40

50

60

70

80

90

100

110

120

130

140

150

160

170

180

190

200

210

220

230

240

250

260

270

280

290

300

310

320

330

340

350

360

370

380

390

400

410

420

430

440

450

460

470

480

490

500

510

520

530

540

550

560

570

580

590

600

610

620

630

640

650

660

670

680

690

700

710

720

730

740

750

760

770

780

790

800

810

820

830

840

850

860

870

880

890

900

910

920

930

940

950

960

970

980

990

1000

1010

1020

1030

1040

1050

1060

1070

1080

1090

1100

1110

1120

1130

1140

1150

1160

1170

1180

1190

1200

1210

1220

1230

1240

1250

1260

1270

1280

1290

1300

1310

1320

1330

1340

1350

1360

1370

1380

1390

1400

1410

1420

1430

1440

1450

1460

1470

1480

1490

1500

1510

1520

1530

1540

1550

1560

1570

1580

1590

1600

1610

1620

1630

1640

1650

1660

1670

1680

1690

1700

1710

1720

1730

1740

1750

1760

1770

1780

1790

1800

1810

1820

1830

1840

1850

1860

1870

1880

1890

1900

1910

1920

1930

1940

1950

1960

1970

1980

1990

2000

2010

2020

2030

2040

2050

2060

2070

2080

2090

2100

2110

2120

2130

2140

2150

2160

2170

2180

2190

2200

2210

2220

2230

2240

2250

2260

2270

2280

2290

2300

2310

2320

2330

2340

2350

2360

2370

2380

2390

2400

2410

2420

2430

2440

2450

2460

2470

2480

2490

2500

2510

2520

2530

2540

2550

2560

2570

2580

2590

2600

2610

2620

2630

2640

2650

2660

2670

2680

2690

2700

2710

2720

2730

2740

2750

2760

2770

2780

2790

2800

2810

2820

2830

2840

2850

2860

2870

2880

2890

2900

2910

2920

2930

2940

2950

2960

2970

2980

2990

3000

3010

3020

3030

3040

3050

3060

3070

3080

3090

3100

3110

3120

3130

3140

3150

3160

3170

3180

3190

3200

3210

3220

3230

3240

3250

3260

3270

3280

3290

3300

3310

3320

3330

3340

3350

3360

3370

3380

3390

3400

3410

3420

3430

3440

3450

3460

3470

3480

3490

3500

3510

3520

3530

3540

3550

3560

3570

3580

3590

3600

3610

3620

3630

3640

3650

3660

3670

3680

3690

3700

3710

3720

3730

3740

3750

3760

3770

3780

3790

3800

3810

3820

3830

3840

3850

3860

3870

3880

3890

3900

3910

3920

3930

3940

3950

3960

3970

3980

3990

4000

4010

4020

4030

4040

4050

4060

4070

4080

4090

4100

4110

4120

4130

4140

4150

4160

4170

4180

4190

4200

4210

4220

4230

4240

4250

4260

4270

4280

4290

4300

4310

4320

4330

4340

4350

4360

4370

4380

4390

4400

4410

4420

4430

4440

4450

4460

4470

4480

4490

4500

4510

4520

4530

4540

4550

4560

4570

4580

4590

4600

4610

4620

4630

4640

4650

4660

4670

4680

4690

4700

4710

4720

4730

4740

4750

4760

4770

4780

4790

4800

4810

4820

4830

4840

4850

4860

4870

4880

4890

4900

4910

4920

4930

4940

4950

4960

4970

4980

4990

5000

5010

5020

5030

5040

5050

5060

5070

5080

5090

5100

5110

5120

5130

5140

5150

5160

5170

5180

5190

5200

5210

5220

5230

5240

5250

5260

5270

5280

5290

5300

5310

5320

5330

5340

5350

5360

5370

5380

5390

5400

5410

5420

5430

5440

5450

5460

5470

5480

5490

5500

5510

5520

5530

5540

5550

5560

5570

5580

5590

5600

5610

5620

5630

5640

5650

5660

5670

5680

5690

5700

5710

5720

5730

5740

5750

5760

5770

5780

5790

5800

5810

5820

5830

5840

5850

5860

5870

5880

5890

5900

5910

5920

5930

5940

5950

5960

5970

5980

5990

6000

6010

6020

6030

6040

6050

6060

6070

6080

6090

6100

6110

6120

6130

6140

6150

6160

6170

6180

6190

6200

6210

6220

6230

6240

6250

6260

6270

6280

6290

6300

6310

6320

6330

6340

6350

6360

6370

6380

6390

6400

6410

6420

6430

6440

6450

6460

6470

6480

6490

6500

6510

6520

6530

6540

6550

6560

6570

6580

6590

6600

6610

6620

6630

6640

6650

6660

6670

6680

6690

6700

6710

6720

6730

6740

6750

6760

6770

6780

6790

6800

6810

6820

6830

6840

6850

6860

6870

6880

6890

6900

6910

6920

6930

6940

6950

6960

6970

6980

6990

7000

7010

7020

7030

7040

7050

7060

7070

7080

7090

7100

7110

7120

7130

7140

7150

7160

7170

7180

7190

7200

7210

7220

7230

7240

7250

7260

7270

7280

7290

7300

7310

7320

7330

7340

7350

7360

7370

7380

7390

7400

7410

7420

7430

7440

7450

7460

7470

7480

7490

7500

7510

7520

7530

7540

7550

7560

7570

7580

7590

7600

7610

7620

7630

7640

7650

7660

7670

7680

7690

7700

7710

7720

7730

7740

7750

7760

7770

7780

7790

7800

7810

7820

7830

7840

7850

7860

7870

7880

7890

7900

7910

7920

7930

7940

7950

7960

7970

7980

7990

8000

8010

8020

8030

8040

8050

8060

8070

8080

8090

8100

8110

8120

8130

8140

8150

8160

8170

8180

8190

8200

8210

8220

8230

8240

8250

8260

8270

8280

8290

8300

8310

8320

8330

8340

8350

8360

8370

8380

8390

8400

8410

8420

8430

8440

8450

8460

8470

8480

8490

8500

8510

8520

8530

8540

8550

8560

8570

8580

8590

8600

8610

8620

8630

8640

8650

8660

8670

8680

8690

8700

8710

8720

8730

8740

8750

8760

8770

8780

8790

8800

8810

8820

8830

8840

8850

8860

8870

8880

8890

8900

8910

8920

8930

8940

8950

8960

8970

8980

8990

9000

9010

9020

9030

9040

9050

9060

9070

9080

9090

9100

9110

9120

9130

9140

9150

9160

9170

9180

9190

9200

9210

9220

9230

9240

9250

9260

9270

9280

9290

9300

9310

9320

9330

9340

9350

9360

9370

9380

9390

9400

9410

9420

9430

9440

9450

9460

9470

9480

9490

9500

9510

9520

9530

9540

9550

9560

9570

9580

9590

9600

9610

9620

9630

9640

9650

9660

9670

9680

9690

9700

9710

9720

9730

9740

9750

9760

9770

9780

9790

9800

9810

9820

9830

9840

9850

9860

9870

9880

9890

9900

9910

9920

9930

9940

9950

9960

9970

9980

9990

10000

\*Output level to be measured after waveform 1 is applied to  $f_{in}$ , pin 1.


\*\*Output level to be measured after waveform 2 is applied to  $f_{in}$ , pin 1.

Waveform 1: Waveform 2:

AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0$  Vdc, waveform letters refer to waveforms on next page.)

Characteristic	Symbol	Pin Under Test	Test Limits (ns)										Pulse Gen. 1		Pulse Gen. 2		Voltage Applied to Pins Listed Below		
			0°C			+25°C				+75°C			Wave-form	Pin	Wave-form	Pin	V <sub>IL</sub> = 0.5 V	V <sub>IH</sub> = 2.4 V	
			In	Out		Min	Max	Min	Typ	Max	Min	Max	A	1	J	10	K	9	11,12,13
Propagation Delay	t <sub>PLH1</sub>	1	9	7.0	15	7.0	10	15	7.0	17	A	1	J	10	K	9	11,12,13	14	
	t <sub>PHL1</sub>	1	9	7.0	16	7.0	11	16	7.0	18	A	1	J	10	K	9	11,12,13	14	
	t <sub>PLH2</sub>	2	7	5.0	12	5.0	8.5	12	5.0	14	A	1	H	2	L	7	3,4,5,11,12,13	6,10,14	
		3												3			2,4,5,11,12,13		
		4												4			2,5,11,12,13		
		5											5				2,3,4,11,12,13		
	t <sub>PHL2</sub>	1	7	7.0	16	7.0	11	16	7.0	18	A	1	H	2	L	7	3,4,5,11,12,13	6,10,14	
	t <sub>PLH3</sub>	6	7	7.0	16	7.0	11	16	7.0	18	A	1	J	6	L	7	2,3,4,5,11,12,13	10,14	
Setup Time	t <sub>Setup</sub> <sup>*1</sup>	10					1.0	2.0				A	1	B	10	G	9	11,12,13	14
		11					7.0	12						11	F		12,13	10,14	
		12															11,13		
		13												13			11,12		
		14						1.0	2.0						14	G		11,12,13	10
	t <sub>Setup</sub> <sup>*0</sup>	10					4.5	8.0				A	1	C	10	F	9	11,12,13	14
		11					5.0	9.0						11	G		12,13	10,14	
		12												12			11,13		
		13												13			11,12		
		14						4.5	8.0					14	F		11,12,13	10	
Hold Time	t <sub>hold</sub> <sup>*1</sup>	10					4.0	8.0				A	1	D	10	G	9	11,12,13	14
		11					5.0	10						11	F		12,13	10,14	
		12												12			11,13		
		13												13			11,12		
		14						4.0	8.0					14	G		11,12,13	10	
	t <sub>hold</sub> <sup>*0</sup>	10					1.0	2.0				A	1	E	10	F	9	11,12,13	14
		11					7.5	14						11	G		12,13	10,14	
		12												12			11,13		
		13												13			11,12		
		14						1.0	2.0					14	F		11,12,13	10	

## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




Two pulse generators are required and must be slaved together to provide the waveforms shown.


$C_T = 15 \text{ pF}$  = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50 ohm impedance. The 950 ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT 07050 or equivalent.

## SETUP AND HOLD TIMES



## PROPAGATION DELAY TIMES



#Pulse A ( $f_{in}$ ) used with all tests.

## APPLICATIONS INFORMATION

The MC12014 Counter Control Logic incorporates two features for enhancing operation of the MC4016/4018 Programmable Counters.<sup>1</sup> Maximum operating frequency of the counters is limited by the time required for re-programming at the end of each count-down cycle. Operation can be extended to approximately 25 MHz by using the "early decode" feature included in the MC12014. The appropriate connections are shown in Figure 2. Only three counter stages are shown; however, up to eight stages can be satisfactorily cascaded. Note the following differences between this and the non-extended method: the counter gate inputs are not connected to the input clock; all parallel enables are connected to the  $\bar{Q}$  output ( $f_{OUT}$ ) of a type D flip-flop formed by gates G2 through G7 in the MC12014 package; the bus terminal of the least significant stage is grounded; all other bus terminals and one internal resistor, R, are connected together and serve as a data input, B1, to the flip-flop. Four additional data inputs, P0 through P3, serve to decode the "two" state of the least significant counter stage. Circuit operation is illustrated in waveforms of Figure 2, where the timing for the end of a count-down cycle is shown in expanded form. The counter parallel inputs are assumed to have  $N = 245$  programmed. Timing is not shown for the third stage since it has already been counted down to the all zero state. As the next-to-least significant stage reaches zero, the common bus line goes high. Count down of the least significant stage continues until the "two" state is reached, causing the remaining data inputs to the flip-flop to go high. The next-to-last clock pulse of the cycle then triggers the flip-flop  $\bar{Q}$  output low. This takes the parallel enables of all three counter stages low, resetting

the programmed data to the outputs. The next input pulse clocks  $\bar{Q}$  back to the high state since the data inputs to the flip-flop are no longer all high. The resulting negative output pulse at  $f_{OUT}$  is one input clock period in duration. Note that division by N equal to 001 or 002 is not available using this method.

The frequency synthesizer shown in Figure 8 requires that the programmable counters be quickly stopped after reaching their terminal (zero) count. This can be simply accomplished by taking the master reset of all stages low at the appropriate time. The bus output of the counters could be used for this function since a transition there signals the end of a count-down sequence. However, due to the relatively long delay between the last positive clock transition and the bus transition a faster method is required in this application.

The "zero detection" feature of the MC12014 provides a convenient means of implementing a faster method. Gates G12 through G19 form a latch whose output goes high if B2 is high and low logic levels are applied to the Z0 thru Z3 inputs. When once set to a one by appropriate input conditions, the output of G19 remains high until it is reset by the circuit comprised of gates G8 through G11. Note that since the required information is stored, the counter can be allowed to continue cycling.

The G8-G11 circuit monitors the G7 output of the "early decode" type D flip-flop. When the counter stage connected to the P0 thru P3 inputs has counted down to its two state the output of G7 goes high; this enables the G8-G11 circuitry and the next positive clock transition causes the output of G11 to go high, resetting the output of G19 to zero.

FIGURE 1 — TYPICAL FREQUENCY SYNTHESIZER APPLICATION





FIGURE 2 — INCREASING THE OPERATING RANGE OF MC74416/74418 PROGRAMMABLE COUNTERS USING MC12014



\*Non-expanded version of bottom waveform.

1 See the MC54416/54418 data sheet for additional information.

Operation of the Counter Control Logic can be further clarified by considering a typical system application for programmable counters illustrated in the frequency synthesizer shown in Figure 3. There the counter provides a means of digitally selecting some integral multiple of a stable reference frequency. The circuit phase locks the output,  $f_{VCO}$ , of a voltage controlled oscillator to a reference frequency,  $f_{ref}$ .<sup>2</sup> Circuit operation is such that  $f_{VCO} = Nf_{ref}$ , where  $N$  is the divider ratio of the feedback counter, permitting frequency selection by means of thumbwheel switches.

In many synthesizer applications the VCO is operated at VHF frequencies too high for direct division by TTL counters. In these cases the VCO output is usually prescaled by using a suitable fixed divide-by- $M$  ECL circuit as

shown in Figure 4. For this configuration,  $f_{VCO} = NMf_{ref}$ , where  $N$  is variable (programmable) and  $M$  is fixed. Design of the optimum loop filter requires that the input reference frequency be as high as possible where the upper limit is established by the required channel spacing. Since  $f_{VCO} = Nf_{ref}$  in the non-prescaled case, if  $N$  is changed by one, the VCO output changes by  $f_{ref}$ , or the synthesizer channel spacing is just equal to  $f_{ref}$ . When the prescaler is used as in Figure 4,  $f_{VCO} = NMf_{ref}$ , and a change of one in  $N$  results in the VCO changing by  $Mf_{ref}$ , i.e., if  $f_{ref}$  is set equal to the minimum permissible channel spacing as is desirable, then only every  $M$  channels in a given band can be selected. One solution is to set  $f_{ref} = \text{channel spacing}/M$  but this leads to more stringent loop filter requirements.

FIGURE 3 — TTL PHASE-LOCKED LOOP





FIGURE 4 — TTL-MECL PHASE-LOCKED LOOP



2 See Motorola Application Notes AN-535, AN-532, and the MC4344/4044 Data Sheet for detailed explanation of overall circuit operation.

An alternate approach that avoids this problem is provided by the counter configuration shown in Figure 5. It too uses a prescaler ahead of a programmable counter, however the modulus of the prescaler is now controlled by a third counter, causing it to alternate between  $M$  and  $M + 1$ . Operation is best explained by assuming that all three counters have been set for the beginning of a cycle: the prescaler for division by  $(M + 1)$ , the modulus control counter for division by  $N_{mc}$ , and the programmable counter for division by  $N_{pc}$ . The prescaler will divide by  $(M + 1)$  until the modulus control counter has counted down to zero; at this time, the all zero state is detected and causes the prescaler to divide by  $M$  until the programmable counter has also counted down to zero. When this occurs, a cycle is complete and each counter is reset to its original modulus in readiness for the next cycle.

To determine the relationship between  $f_{out}$  and  $f_{in}$ , let  $T_1$  be the time required for the modulus control counter to reach its terminal count and let  $T_2$  be the remainder of one cycle. That is,  $T_2$  is the time between terminal count in the modulus control counter and terminal count in the programmable counter. When the modulus control counter reaches zero,  $N_{mc}$  pulses will have entered it at a rate given by  $f_{in}/(M + 1)$  pulses/second or  $T_2$  is:

$$T_1 = \frac{(M + 1)}{f_{in}} \cdot N_{mc} \quad (1)$$

At this time,  $N_{mc}$  pulses have also entered the programmable counter and it will reach its terminal count after  $(N_{pc} - N_{mc})$  more pulses have entered. The rate of entry is now  $f_{in}/M$  pulses/second since the prescaler is now dividing by  $M$ . From this  $T_2$  is given by:

$$T_2 = \frac{M}{f_{in}} \cdot (N_{pc} - N_{mc}) \quad (2)$$


$$\text{Since } f = \frac{1}{T}:$$

$$f_{out} = \frac{1}{T_{total}} = \frac{1}{T_1 + T_2} = \frac{1}{\frac{(M+1)N_{mc}}{f_{in}} + \frac{M(N_{pc} - N_{mc})}{f_{in}}} \quad (3)$$

$$\begin{aligned} f_{out} &= \frac{f_{in}}{(M+1)N_{mc} + M(N_{pc} - N_{mc})} \\ &= \frac{f_{in}}{MN_{mc} + N_{mc} + MN_{pc} - MN_{mc}} \\ &= \frac{f_{in}}{MN_{pc} + N_{mc}} \end{aligned}$$

In terms of the synthesizer application,  $f_{VCO} = (MN_{pc} + N_{mc}) f_{ref}$  and channels can be selected every  $f_{ref}$  by letting  $N_{pc}$  and  $N_{mc}$  take on suitable integer values, including zero.

FIGURE 5 — FEEDBACK COUNTERS WITH DUAL MODULUS PRESCALER



A simplified example of this technique is shown in Figure 6. The MC12013 Dual Modulus Prescaler divides by either 10 or 11 when connected as shown in Figure 6. If the E3 and E4 Enable inputs are high at the start of a prescaler cycle, division by 10 results; if the Enable inputs are low at the beginning of the cycle, division by 11 results. The zero detection circuitry of the MC12014 Counter Control Logic is connected to monitor the outputs of the modulus control counter; this provides a suitable enable signal at E0 as the modulus control counter reaches its terminal (zero) count. The remainder of the MC12014 is connected to extend the operating frequency of the programmable counter chain. Appropriate waveforms for division by 43 are shown in Figure 7a.

The beginning of the timing diagram indicates circuit status just prior to the end of a countdown cycle, i.e., the modulus control counter has been counted down to one and the programmable counter is in the two state. The next positive transition from the prescaler ( $f_1$  in the timing diagram) then initiates the following sequence of events. Since the two state of the programmable counter enables the early decode circuitry in the MC12014, the positive  $f_1$  transition causes  $f_{out}$  to go low. Since  $f_{out}$  is connected to the Parallel Enables of all the MC4016 counters this low signal will re-program the counters in readiness for another cycle. However, due to the propagation time through the decode circuitry, the programmable and modulus control counters are briefly decremented to one and zero, respectively, before re-programming occurs. The momentary zero state of the modulus control counter is detected, setting  $E_0$  of the MC12014 high, enabling the MC12013 for division by ten during its next cycle. After eleven more  $f_{in}$  pulses ( $E_0$  went high after the beginning of the prescaler cycle and so doesn't change the modulus until the next prescaler cycle),  $f_1$  again goes high, causing  $f_{out}$  to return to the one state. This releases the Parallel Enables and simultaneously resets  $E_0$  to zero. However, since  $E_0$  was high when the current prescaler cycle began, the next positive  $f_1$  transition occurs only ten  $f_{in}$  pulses later. Subsequent  $f_1$  transitions now decrement the MC4016 counters down through another cycle with the prescaler dividing by eleven. From the waveforms,  $11 + 10 + 11 + 11 = 43$  input pulses occur for each output pulse.



The diagram illustrates a digital frequency divider circuit. It begins with an input frequency  $f_{in}$  connected to the C input of an MC12013 Dual Modulus Prescaler. The MC12013's T input is connected to ground through a 510 ohm resistor, and its Q3 output is also connected to ground through a 510 ohm resistor. The MC12013's Q4 output provides the  $f_1$  signal to the  $f_{in}$  input of an MC12014 Prescaler. The MC12014's B1 output provides the  $f_{out}$  signal. The MC12014's Z0, Z1, Z2, and Z3 outputs are connected to the PE, Q0, Q1, and Q2 inputs of the first MC4016/18 Programmable Counter. The MC12014's E0 output is connected to the G input of the first MC4016/18. The first MC4016/18's Q3 output is connected to the PE input of the second MC4016/18. The second MC4016/18's Q0, Q1, Q2, and Q3 outputs are connected to the G, MR, D0, D1, D2, and D3 inputs of the third MC4016/18. The third MC4016/18's Q3 output is connected to the PE input of a fourth MC4016/18, which is partially shown. The outputs of the counters are labeled as follows: the first counter outputs 1, 1, 0, 0; the second counter outputs 0, 0, 1, 0 (L.S.D.); and the third counter outputs 0, 0, 0, 0. The overall output is labeled as 'More Significant Stages Programmed to Zero'.

Other combinations lead to similar results, however note that  $N_{pc}$  must be greater than or equal to  $N_{mc}$  for operation as described. If  $N_{mc}$  is greater than  $N_{pc}$  erroneous results are obtained, however this is not a serious restriction since  $N_{pc}$  is greater than  $N_{mc}$  in most practical applications.

2, hence only the feedback counter is discussed here. Requirements for the feedback divider are determined from:

$$\text{Minimum Divider Ratio} = N_{T\min} = \frac{144.00 \text{ MHz}}{30 \text{ kHz}} = 4800$$

$$\text{Maximum Divider Ratio} = N_{T\max} = \frac{177.99 \text{ MHz}}{30 \text{ kHz}} = 5933$$

If the prescaler divides by at least ten, the maximum input frequency to the TTL counters will be 17.799 MHz, allowing use of MC4016 Programmable Counters with the MC12014 frequency extension feature.

FIGURE 7a — DIVISION BY 43




FIGURE 7b — DIVISION BY 42




FIGURE 8 — 144 TO 178 MHz FREQUENCY SYNTHESIZER  
WITH 30 kHz CHANNEL SPACING




FIGURE 9 —  $N_{pc}$  PROM PROGRAMMING

SW #1	SW #2	SW #1				SW #2				PROM WORD	PROM OUTPUT			N <sub>pc</sub>	WORD	BIT								
		A5	A4	A3	A2	A1	A0	M.S.B.	L.S.B.		7	6	5			4	3	2	1	0				
(144 MHz)	44	0	1	0	0	0	1	0	0	4	0	1	0	0	1	0	0	0	0	0	0	0	0	48
	45	0	1	0	0	0	1	0	1	5	0	1	0	0	1	0	0	0	0	0	0	0	0	48
	46	0	1	0	0	0	1	1	0	6	0	1	0	0	1	0	0	0	0	0	0	0	0	48
	47	0	1	0	0	0	1	1	1	7	0	1	0	0	1	0	0	0	1	0	0	0	0	49
	48	0	1	0	0	1	0	0	0	8	0	1	0	0	1	0	0	0	1	0	0	0	0	49
	49	0	1	0	0	1	0	0	1	9	0	1	0	0	1	0	0	0	1	0	0	0	0	49
	50	0	1	0	1	0	0	0	0	16	0	1	0	1	0	0	0	0	0	0	0	0	0	50
	51	0	1	0	1	0	0	0	1	17	0	1	0	1	0	0	0	0	0	0	0	0	0	50
	52	0	1	0	1	0	0	1	0	18	0	1	0	1	0	0	0	0	0	0	0	0	0	50
	53	0	1	0	1	0	0	1	1	19	0	1	0	1	0	0	0	0	1	0	0	0	1	51
	54	0	1	0	1	0	1	0	0	20	0	1	0	1	0	0	0	0	1	0	0	0	1	51
	55	0	1	0	1	0	1	0	1	21	0	1	0	1	0	0	0	0	1	0	0	0	1	51
	56	0	1	0	1	0	1	1	0	22	0	1	0	1	0	0	0	1	0	0	0	0	0	52
	57	0	1	0	1	0	1	1	1	23	0	1	0	1	0	0	0	1	0	0	0	0	0	52
	58	0	1	0	1	1	0	0	0	24	0	1	0	1	0	0	0	1	0	0	0	0	0	52
	59	0	1	0	1	1	0	0	0	25	0	1	0	1	0	0	0	1	0	0	0	0	0	53
60	0	1	1	0	0	0	0	0	32	0	1	0	1	0	0	0	1	0	0	0	0	0	53	
61	0	1	1	0	0	0	0	1	33	0	1	0	1	0	0	0	1	0	0	0	0	0	53	
62	0	1	1	0	0	0	1	0	34	0	1	0	1	0	1	0	0	0	0	0	0	0	54	
63	0	1	1	0	0	0	1	1	35	0	1	0	1	0	1	0	0	0	0	0	0	0	54	
64	0	1	1	0	0	1	0	0	36	0	1	0	1	0	1	0	0	0	0	0	0	0	54	
65	0	1	1	0	0	1	0	1	37	0	1	0	1	0	1	0	0	0	0	0	0	0	55	
66	0	1	1	0	0	1	1	0	38	0	1	0	1	0	1	0	0	0	0	0	0	0	55	
67	0	1	1	0	0	1	1	1	39	0	1	0	1	0	1	0	0	0	0	0	0	0	55	
68	0	1	1	0	1	0	0	0	40	0	1	0	1	0	1	0	0	0	0	0	0	0	56	
69	0	1	1	0	1	0	0	1	41	0	1	0	1	0	1	0	0	0	0	0	0	0	56	
70	0	1	1	0	1	0	0	0	48	0	1	0	1	0	1	0	0	0	0	0	0	0	56	
71	0	1	1	1	0	0	0	0	49	0	1	0	1	0	1	1	1	0	0	0	0	0	57	
72	0	1	1	1	0	0	1	0	50	0	1	0	1	0	1	1	1	0	0	0	0	0	57	
73	0	1	1	1	0	0	1	1	51	0	1	0	1	0	1	1	1	0	0	0	0	0	57	
74	0	1	1	1	0	1	0	0	52	0	1	0	1	1	0	0	0	0	0	0	0	0	58	
75	0	1	1	1	0	1	0	1	53	0	1	0	1	1	0	0	0	0	0	0	0	0	58	
76	0	1	1	1	0	1	1	0	54	0	1	0	1	1	0	0	0	0	0	0	0	0	58	
77	0	1	1	1	0	1	1	1	55	0	1	0	1	1	0	0	0	0	0	0	0	0	59	

480

0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
4	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
5	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
6	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
8	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
9	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
16	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
17	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
18	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
19	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
21	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
22	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
23	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
24	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
25	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
26	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
27	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
28	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
29	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
30	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
31	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
32	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
33	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
34	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
35	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
36	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
37	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
38	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
39	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
40	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
41	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
42	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
43	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
44	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
45	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
46	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
47	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
48	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0					

The required divider range, 4800 to 5933, is obtained in the following manner: the MC12013 Dual Modulus Prescaler is connected in the divide by 10/11 mode; the modulus control counter uses two MC4016 stages with  $N_{mc}$  ranging from 00 to 99, establishing the two least significant digits of  $N_T$ . The remaining two digits of  $N_T$  are obtained from a three stage programmable counter generating  $N_{pc}$ . The least significant stage of the  $N_{pc}$  counter is fixed programmed to zero. The required programming for all remaining stages is derived from four channel selector BCD thumbwheel switches. The relationship between  $N_T$  and the counters is given by  $N_T = MN_{pc} + N_{mc}$ ; for a typical channel, say 144.33 MHz,  $N_T = 4811$  requires that  $M = 10$ ,  $N_{pc} = 480$ , and  $N_{mc} = 11$ , or  $N_T = (10)(480) + 11 = 4811$ .

A general problem associated with synthesizer design arises from the fact that there is not always a one-to-one correspondence between the code provided by the channel selector switches and the code required for proper programming of the counters. For instance, in the example above where 144.33 MHz was selected, the channel selector switches are set to 44.33 while the required divider ratio is 4811. There are numerous solutions for a given translation requirement, however the method shown here using read only memories offers a straightforward design method. While field programmable read only memories (PROMs) are shown, they would normally be used only during development; suitable fixed ROMs are more economical in production quantities. The design procedure for the code conversion is illustrated in Figure 9. The required programming for the two most

FIGURE 10 —  $N_{mc}$  PROM #1 PROGRAMMING

SW #3	SW #4	SW #3				PROM WORD	PROM OUTPUT		
		A5	A4	A3	A2 A1 A0		M.S.B	L.S.B	$N_{mc}$
(144)		0	0	0	0	0	0	0	00
		0	0	0	0	3	0	0	01
		0	0	0	0	6	0	0	02
		0	0	0	1	9	0	0	03
		0	0	0	1	18	0	0	04
		0	0	0	1	21	0	0	05
		0	0	1	0	24	0	0	06
		0	0	1	0	33	0	0	07
		0	0	1	0	36	0	0	08
		0	0	1	1	39	0	0	09
		0	0	1	1	48	0	0	10
		0	0	1	1	51	0	0	11
		0	0	1	1	54	0	0	12
		0	0	1	1	57	0	0	13
		0	1	0	0	2	0	0	14
		0	1	0	0	5	0	0	15
		0	1	0	0	8	0	0	16
		0	1	0	0	17	0	0	17
		0	1	0	1	20	0	0	18
		0	1	0	1	23	0	0	19
		0	1	0	1	32	0	0	20
		0	1	1	0	35	0	0	21
		0	1	1	0	38	0	0	22
		0	1	1	0	41	0	0	23
		0	1	1	1	49	0	0	24
		0	1	1	1	53	0	0	25
		0	1	1	1	56	0	0	26
		1	0	0	0	1	0	0	27
		1	0	0	0	4	0	0	28
		1	0	0	0	7	0	0	29
		1	0	0	1	16	0	0	30
		1	0	0	1	19	0	0	31
		1	0	0	1	22	0	0	32
		1	0	0	1	25	0	0	33
(144)									

Use with frequency ranges:

144.00 – 144.99	162.00 – 162.99
147.00 – 147.99	165.00 – 165.99
150.00 – 150.99	168.00 – 168.99
153.00 – 153.99	171.00 – 171.99
156.00 – 156.99	174.00 – 174.99
159.00 – 159.99	177.00 – 177.99

significant digits of  $N_{pc}$  is shown versus the code provided by switches #1 and #2 of the channel selector. If the four outputs of switch #2 and the two least significant outputs of switch #1 are regarded as address bits A0 through A5 for a 64 x 8 TTL PROM, a memory location can be associated with each switch setting. The required  $N_{pc}$  programming for each switch setting is then set into the appropriate memory location by the user. In Figure 9, the required programming has been transferred into a truth table to be used while programming the PROM. A similar result for the  $N_{mc}$  programming is shown in Figure 10. Note that the PROM shown,  $N_{mc}$  PROM #1, selects only  $N_{mc}$  numbers 00 through 33. This means that the synthesizer as shown in Figure 8 selects only the adjacent channels in a one megahertz slice of the total band. The frequency ranges that can be selected using  $N_{mc}$  PROM #1 are summarized in Figure 10. For other ranges,  $N_{mc}$  PROM #1 must be replaced by one of two additional PROMs required for generating the remaining  $N_{mc}$  numbers. Appropriate truth tables along with the ranges they can be used with are shown in Figures 11 and 12.

WORD	BIT							
	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	1	1
2	0	0	0	0	1	0	1	0
3	0	0	0	0	0	0	0	1
4	0	0	0	1	0	1	0	0
5	0	0	0	0	1	0	1	0
6	0	0	0	0	0	0	1	0
7	0	0	0	1	0	1	0	0
8	0	0	0	0	1	0	1	0
9	0	0	0	0	0	0	1	1
10	—	—	—	—	—	—	—	—
11	—	—	—	—	—	—	—	—
12	—	—	—	—	—	—	—	—
13	—	—	—	—	—	—	—	—
14	—	—	—	—	—	—	—	—
15	—	—	—	—	—	—	—	—
16	0	0	1	1	0	0	0	0
17	0	0	0	1	0	1	1	1
18	0	0	0	0	0	1	0	0
19	0	0	1	1	0	0	0	1
20	0	0	0	1	1	0	0	0
21	0	0	0	0	0	1	0	1
22	0	0	1	1	0	0	1	0
23	0	0	0	1	1	0	0	1
24	0	0	0	0	0	1	1	0
25	0	0	1	1	0	0	1	1
26	—	—	—	—	—	—	—	—
27	—	—	—	—	—	—	—	—
28	—	—	—	—	—	—	—	—
29	—	—	—	—	—	—	—	—
30	—	—	—	—	—	—	—	—
31	—	—	—	—	—	—	—	—
32	0	0	1	0	0	0	0	0
33	0	0	0	0	0	1	1	1
34	—	—	—	—	—	—	—	—
35	0	0	1	0	0	0	0	1
36	0	0	0	0	1	0	0	0
37	—	—	—	—	—	—	—	—
38	0	0	1	0	0	0	1	0
39	0	0	0	0	1	0	0	1
40	—	—	—	—	—	—	—	—
41	0	0	1	0	0	0	1	1
42	—	—	—	—	—	—	—	—
43	—	—	—	—	—	—	—	—
44	—	—	—	—	—	—	—	—
45	—	—	—	—	—	—	—	—
46	—	—	—	—	—	—	—	—
47	—	—	—	—	—	—	—	—
48	0	0	0	1	0	0	0	0
49	0	0	1	0	0	1	0	0
50	—	—	—	—	—	—	—	—
51	0	0	0	1	0	0	0	1
52	—	—	—	—	—	—	—	—
53	0	0	1	0	0	1	0	1
54	0	0	0	1	0	0	1	0
55	—	—	—	—	—	—	—	—
56	0	0	1	0	0	1	1	0
57	0	0	0	1	0	0	1	1
58	—	—	—	—	—	—	—	—
59	—	—	—	—	—	—	—	—
60	—	—	—	—	—	—	—	—
61	—	—	—	—	—	—	—	—
62	—	—	—	—	—	—	—	—
63	—	—	—	—	—	—	—	—

FIGURE 11 – N<sub>mc</sub> PROM #2 TRUTH TABLE

WORD	BIT							
	7	6	5	4	3	2	1	0
0	0	1	1	0	0	0	0	0
1	0	1	0	0	0	1	1	1
2	0	0	1	1	0	1	0	0
3	0	1	1	0	0	0	0	1
4	0	1	0	0	1	0	0	0
5	0	0	1	1	0	1	0	1
6	0	1	1	0	0	0	1	0
7	0	1	0	0	1	0	0	1
8	0	0	1	1	0	1	1	0
9	0	1	1	0	0	0	1	1
10	--	--	--	--	--	--	--	--
11	--	--	--	--	--	--	--	--
12	--	--	--	--	--	--	--	--
13	--	--	--	--	--	--	--	--
14	--	--	--	--	--	--	--	--
15	--	--	--	--	--	--	--	--
16	0	1	0	1	0	0	0	0
17	0	0	1	1	0	1	1	1
18	0	1	1	0	0	1	0	0
19	0	1	0	1	0	0	0	1
20	0	0	1	1	1	0	0	0
21	0	1	1	0	0	1	0	1
22	0	1	0	1	0	0	1	0
23	0	0	1	1	1	0	0	1
24	0	1	1	0	0	1	1	0
25	0	1	0	1	0	0	1	1
26	--	--	--	--	--	--	--	--
27	--	--	--	--	--	--	--	--
28	--	--	--	--	--	--	--	--
29	--	--	--	--	--	--	--	--
30	--	--	--	--	--	--	--	--
31	--	--	--	--	--	--	--	--
32	0	1	0	0	0	0	0	0
33	--	--	--	--	--	--	--	--
34	0	1	0	1	0	1	0	0
35	0	1	0	0	0	0	0	1
36	--	--	--	--	--	--	--	--
37	0	1	0	1	0	1	0	1
38	0	1	0	0	0	0	1	0
39	--	--	--	--	--	--	--	--
40	0	1	0	1	0	1	1	0
41	0	1	0	0	0	0	1	1
42	--	--	--	--	--	--	--	--
43	--	--	--	--	--	--	--	--
44	--	--	--	--	--	--	--	--
45	--	--	--	--	--	--	--	--
46	--	--	--	--	--	--	--	--
47	--	--	--	--	--	--	--	--
48	--	--	--	--	--	--	--	--
49	0	1	0	1	0	1	1	1
50	0	1	0	0	0	1	0	0
51	--	--	--	--	--	--	--	--
52	0	1	0	1	1	0	0	0
53	0	1	0	0	0	1	0	1
54	--	--	--	--	--	--	--	--
55	0	1	0	1	1	0	0	1
56	0	1	0	0	0	1	1	0
57	--	--	--	--	--	--	--	--
58	--	--	--	--	--	--	--	--
59	--	--	--	--	--	--	--	--
60	--	--	--	--	--	--	--	--
61	--	--	--	--	--	--	--	--
62	--	--	--	--	--	--	--	--
63	--	--	--	--	--	--	--	--

Use with frequency ranges:

145.02 - 145.98	163.02 - 163.98
148.02 - 148.98	166.02 - 166.98
151.02 - 151.98	169.02 - 169.98
154.02 - 154.98	172.02 - 172.98
157.02 - 157.98	175.02 - 175.98
160.02 - 160.98	

FIGURE 12 – N<sub>mc</sub> PROM #3 TRUTH TABLE

WORD	BIT							
	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	0
1	0	1	1	0	0	1	1	1
2	1	0	0	1	0	1	0	0
3	1	0	0	0	0	0	0	1
4	0	1	1	0	1	0	0	0
5	1	0	0	1	0	1	0	1
6	1	0	0	0	0	0	1	0
7	0	1	1	0	1	0	0	1
8	1	0	0	1	0	1	1	0
9	1	0	0	0	0	0	1	1
10	--	--	--	--	--	--	--	--
11	--	--	--	--	--	--	--	--
12	--	--	--	--	--	--	--	--
13	--	--	--	--	--	--	--	--
14	--	--	--	--	--	--	--	--
15	--	--	--	--	--	--	--	--
16	0	1	1	1	0	0	0	0
17	1	0	0	1	0	1	1	1
18	1	0	0	0	0	1	0	0
19	0	1	1	1	0	0	0	1
20	1	0	0	1	1	0	0	0
21	1	0	0	0	0	1	0	1
22	0	1	1	1	0	0	1	0
23	1	0	0	1	1	0	0	1
24	1	0	0	0	0	1	1	0
25	0	1	1	1	0	0	1	1
26	--	--	--	--	--	--	--	--
27	--	--	--	--	--	--	--	--
28	--	--	--	--	--	--	--	--
29	--	--	--	--	--	--	--	--
30	--	--	--	--	--	--	--	--
31	--	--	--	--	--	--	--	--
32	--	--	--	--	--	--	--	--
33	1	0	0	0	0	1	1	1
34	0	1	1	1	0	1	0	0
35	--	--	--	--	--	--	--	--
36	--	--	--	--	--	--	--	--
37	0	1	1	1	0	1	0	1
38	1	0	0	0	1	0	0	0
39	1	0	0	0	1	0	0	1
40	0	1	1	1	0	1	1	0
41	--	--	--	--	--	--	--	--
42	--	--	--	--	--	--	--	--
43	--	--	--	--	--	--	--	--
44	--	--	--	--	--	--	--	--
45	--	--	--	--	--	--	--	--
46	--	--	--	--	--	--	--	--
47	--	--	--	--	--	--	--	--
48	1	0	0	1	0	0	0	0
49	0	1	1	1	0	1	1	1
50	--	--	--	--	--	--	--	--
51	1	0	0	1	0	0	0	1
52	0	1	1	1	1	0	0	0
53	--	--	--	--	--	--	--	--
54	1	0	0	1	0	0	1	0
55	0	1	1	1	1	0	0	1
56	--	--	--	--	--	--	--	--
57	1	0	0	0	0	0	1	1
58	--	--	--	--	--	--	--	--
59	--	--	--	--	--	--	--	--
60	--	--	--	--	--	--	--	--
61	--	--	--	--	--	--	--	--
62	--	--	--	--	--	--	--	--
63	--	--	--	--	--	--	--	--

Use with frequency ranges:

146.01 - 146.97	164.01 - 164.97
149.01 - 149.97	167.01 - 167.97
152.01 - 152.97	170.01 - 170.97
155.01 - 155.97	173.01 - 173.97
158.01 - 158.97	176.01 - 176.97
161.01 - 161.97	